

Data sheet acquired from Harris Semiconductor SCHS060A - Revised March 2002

CMOS Dual 2-Wide 2-Input AND-OR-INVERT Gate

High-Voltage Types (20-Volt Rating)

■ CD4085 contains a pair of AND-OR-INVERT gates, each consisting of two 2-input AND gates driving a 3-input NOR gate. Individual inhibit controls are provided for both A-O-I gates.


The CD4085B types are supplied in 14-lead dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline package (NSR suffix), and in chip form (H suffix).

Features:

- Medium-speed operation tpHL = 90 ns; tp_H = 125 ns (typ.) at 10 V
- Individual inhibit controls
- Standardized symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full packagetemperature range; 100 nA at 18 V and 25°C
- Noise margin (over full packagetemperature range):

1 V at V_{DD} = 5 V 2 V at V_{DD} = 10 V 2.5 V at V_{DD} = 15 V ■ 5-V, 10-V, and 15-V parametric ratings

- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"



CD4085B Types




Fig. 1 - Typical voltage and current transfer characteristics.




Fig. 2 — Min. and max. voltage transfer characteristics.




Fig. 3 — Typical power dissipation vs. frequency.


MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD) Voltages referenced to VSS Terminal)-0.5V to +20V INPUT VOLTAGE RANGE, ALL INPUTS -0.5V to V_{DD} +0.5V DC INPUT CURRENT, ANY ONE INPUT±10mA POWER DISSIPATION PER PACKAGE (PD): DEVICE DISSIPATION PER OUTPUT TRANSISTOR OPERATING-TEMPERATURE RANGE (TA).....-55°C to +125°C STORAGE TEMPERATURE RANGE (T_{81g}).....-65°C to +150°C LEAD TEMPERATURE (DURING SOLDERING):

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIA	UNITS		
i ia	Min.	Max.		
Supply-Voltage Range (For TA=Full Package			. v	
Temperature Range)	3	18		



CD4085B Types

STATIC ELECTRICAL CHARACTERISTICS

							*, *,			10 1		
CHARAC- TERISTIC	CONI	OITIO	ıs	LIMI	PC)	UNITS						
TERISTIC	v _o	VIN	V_{DD}									
	(V)	(V)	(V)	–55	-40	+85	+125	Min.	Тур.	Max.		
Quiescent		0,5	5	1	1	30	30	1	0.02	1		
Device	_	0,10	10	2	2	60	60	-	0.02	2	μА	
Current		0,15	15	4	4	120	120		0.02	4	μΑ.	
IDD Max.	-	0,20	20	20	20	600	600	-	0.04	20]	
Output Low					11 11			2.		7		
(Sink)	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1			
Current,	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	_	ł ·	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_	mA	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1		''''	
(Source)	2.5	0,5	5		-1.8	-1.3	-1.15	-1.6	-3.2			
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	_		
OH Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	_		
Output Volt-												
age:		0,5	5		0.0			_		0.05		
Low-Level,		0,10	10	0.05					0	0.05		
VOL Max.	_	0,15	15		0.0	05		_	0	0.05	v	
Output Volt-												
age:	-	0,5	5		4.9	95		4.95	5			
High Level,	_	0,10	10		9.9	95		9.95	10	_		
VOH Min.	_	0,15	15		14.	95		14.95	15	-		
Input Low	0.5,4.5	-	5.		1.	5		_	_	1.5		
Voltage,	1,9		10		3	3		_	_	3		
VIL Max.	1.5,13.5	. 1	15		4			_		4	v	
Input High	0.5,4.5	_	5	3.5			3.5		_	ľ		
Voltage,	1,9		10	7				7	_	_	1	
V _{IH} Min.	1.5,13.5	-	15	11				11	-	_	[
Input Current, I _{IN} Max.	-	0,18	18	±0.1	±0.1	±1	±1	_	±10 ⁻⁵	±0.1	μΑ	




Fig. 4 — Typical data high-to-low level propagation delay time vs. load capacitance.




Fig. 5 — Typical data low-to-high level propagation delay time vs. load capacitance.




Fig. 6 — Typical data propagation delay time vs. supply voltage.

CD4085B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at T $_A$ = 25°C; Input $t_{\rm f}$, $t_{\rm f}$ = 20 ns, C $_L$ = 50 pF, R $_L$ = 200 K Ω

	CONDITIONS		LIM	IITS				
CHARACTERISTIC		V _{DD} V	Тур.	Max.	UNITS			
Properties Delegation (December		5	225	450				
Propagation Delay Time (Data): High-to-Low Level,	t _{PHL}	10	90	180	ns			
	PHL	15	65	130	1			
		5	310	620				
Low-to-High Level,	^t PLH	10	125	250	ns			
		15	90	180				
Decreeding Delevi Time (Intelligia)		5	150	300	ns			
Propagation Delay Time (Inhibit) High-to-Low Level		10	60	120				
ringir to Love Love,	^t PHL	15	40	80	1			
		5	250	500				
Low-to-High Level,	^t PLH	10	100	200	ns			
		15	70	140	7			
		5	100	200	ns			
Transition Time,	tTHL, tTLH	10	50	100				
	1110-1011	15	40	80	1			
Input Capacitance,	CIN	Any Input	5	7.5	pF			




Fig. 7 — Typical output low (sink) current characteristics.




Fig. 8 - Minimum output low (sink) current characteristics.




Fig. 9 - Typical transition time vs. load capacitance.




Fig. 10 - Typical output high (source) current characteristics.




Fig. 11 — Minimum output high (source) current characteristics.




Fig. 12 - Quiescent device current test circuit.




Fig. 13 - Input voltage test circuit.




Fig. 14 - Input current test circuit.

CD4085B Types





Fig. 15 - CD4085'schematic diagram.



Dimensions and Pad Layout for CD40858H.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated

Product Folder: CD4085B, CMOS Dual 2-Wide 2-Input AND-OR-INVERT Gate

Contact Us	Buy ⊿	About TI ⊿	TI Worldwide	my.TI			Search	: Advanced Search
			Products 4	Α	pplications	Support 4	Keyword	
							Part Number	

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY/PKG | SAMPLES | APPLICATION NOTES | USER GUIDES | MORE LITERATURE

PRODUCT SUPPORT: TRAINING

CD4085B, CMOS Dual 2-Wide 2-Input AND-OR-INVERT Gate

DEVICE STATUS: ACTIVE

PARAMETER NAME | CD4085B | Voltage Nodes (V) | 5, 10, 15

FEATURES Back to Top

- Medium-speed operation t_{PHL} = 90 ns; t_{PLH} = 125 ns (typ.) at 10 V
- · Individual inhibit controls
- · Standardized symmetrical output characteristics
- . 100% tested for quiescent current at 20 V
- Maximum input current of 1 uA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package-temperature range):
 - $0 ext{ 1 V at V}_{DD} = 5 ext{ V}$
 - $_{\circ}$ 2 V at $V_{DD} = 10 \text{ V}$
 - $_{\circ}$ 2.5 V at $V_{DD} = 15 \text{ V}$
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

DESCRIPTION ▲Back to Top

CD4085 contains a pair of AND-OR-INVERT gates, each consisting of two 2-input AND gates driving a 3-input NOR gate. Individual inhibit controls are provided for both A-O-I gates.

The CD4085B types are supplied in 14-lead dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline package (NSR suffix), and in chip form (H suffix).

TECHNICAL DOCUMENTS

To view the following documents, Acrobat Reader 4.0 is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET ▲Back to Top

Full datasheet in Acrobat PDF: cd4085b.pdf (209 KB,Rev.A) (Updated: 03/15/2002)

APPLICATION NOTES

Back to Top

View Application Notes for Digital Logic

- Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits (SZZA026 Updated: 06/20/2001)
- Understanding Buffered and Unbuffered CD4xxxB Series Device Characteristics (SCHA004 Updated: 12/03/2001)
- Understanding and Interpreting Texas Instruments Standard-Logic Products Data Sh (Rev. A) (SZZA036A Updated: 02/27/2003)

MORE LITERATURE

- Enhanced Plastic Portfolio Brochure (SGZB004, 387 KB Updated: 08/19/2002)
- Logic Reference Guide (SCYB004, 1032 KB Updated: 10/23/2001)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)

Product Folder: CD4085B, CMOS Dual 2-Wide 2-Input AND-OR-INVERT Gate

- Military Brief (SGYN138, 803 KB Updated: 10/10/2000)
- Overview of IEEE Std 91-1984, Explanation of Logic Symbols Training Booklet (Rev. A) (SDYZ001A, 138 KB Updated: 07/01/1996)
- Palladium Lead Finish User's Manual (SDYV001, 2041 KB Updated: 11/01/1996)
- QML Class V Space Products Military Brief (Rev. A) (SGZN001A, 257 KB Updated: 10/07/2002)

USER GUIDES ▲Back to Top

- LOGIC Pocket Data Book (SCYD013, 4837 KB Updated: 12/05/2002)
- Signal Switch Data Book (SCDD003, 10259 KB Updated: 03/19/2001)

SAMPLES	▲Back to Top										
ORDERABLE DEVICE	<u>PACKAGE</u> <u>INDUSTRY (TI)</u>	<u>PINS</u>	TEMP (°C)	<u>STATUS</u>	DSCC NUMBER	PRODUCT CONTENT	<u>SAMPLES</u>				
CD4085BE	<u>PDIP</u> <u>(N)</u>	14	-55 TO 125	ACTIVE		<u>View Product Content</u>	<u>Request Samples</u>				
CD4085BPWR	TSSOP (PW)	14	-55 TO 125	ACTIVE		<u>View Product Content</u>	<u>Request Samples</u>				

PRICING/	AVAILABILI	TY/PKG				1							
DEVICE INFO Updated Daily			<u>, </u>					TI INVENTORY STATUS As Of 08:00 AM GMT, 17 Apr 2003			REPORTED DISTRIBUTOR INVENTORY As Of 08:00 AM GMT, 17 Apr 2003		
ORDERABLE DEVICE	<u>STATUS</u>	<u>PACKAGE</u> TYPE PINS	TEMP (°C)	<u>DSCC</u> <u>NUMBER</u>	PRODUCT CONTENT	BUDGETARY PRICING QTY \$US	STD PACK QTY	IN STOCK	IN PROGRESS QTY DATE	LEAD TIME	DISTRIBUTOR COMPANY REGION	IN STOCK	PURCHASE
CD4085BE	ACTIVE	<u>PDIP</u> (N) 14	-55 TO 125		View Contents	1KU 0.25	25	<u>300</u> *	3 16 Apr	5 WKS	EBV Europe	>1k	BUY NOW
									3997 21 Apr		<u>DigiKey</u> Americas	599	BUY NOW
									>10k 13 May				
CD4085BF	ACTIVE	<u>CDIP</u> <u>(J)</u> 14	-55 TO 125		View Contents	1KU 2.57	1	<u>198</u> *	>10k 20 May	8 WKS	None Reported View Distributors		
CD4085BF3A	ACTIVE	<u>CDIP</u> (J) 14	-55 TO 125		View Contents	1KU 3.02	1	<u>3074</u> *	>10k 20 May	8 WKS	None Reported <u>View Distributors</u>		
CD4085BNSR	ACTIVE	<u>SOP</u> (NS) 14	-55 TO 125		View Contents	1KU 0.35	2000	<u>0</u> *	>10k 12 May	5 WKS	None Reported View Distributors		
CD4085BPW	ACTIVE	<u>TSSOP</u> (<u>PW)</u> 14	-55 TO 125		View Contents	1KU 0.35	90	<u>0</u> *	>10k 08 May	5 WKS	None Reported <u>View Distributors</u>		
CD4085BPWR	ACTIVE	<u>TSSOP</u> (<u>PW)</u> 14	-55 TO 125		View Contents	1KU 0.35	2000	<u>0</u> *	>10k 08 May	5 WKS	<u>DigiKey</u> Americas	>1k	BUY NOW

Table Data Updated on: 4/17/2003