

SYNCHRONOUS PRESETTABLE DECADE COUNTER WITH DIRECT RESET

DESCRIPTION

The M74LS160AP is a semiconductor integrated circuit containing a presettable synchronous decade counter function with a direct reset input.

FEATURES

- Direct reset and synchronous preset inputs
- Carry output and enable input for cascade connection
- High-speed counting ($f_{max} = 55\text{MHz}$ typical)
- Wide operating temperature range ($T_a = -20\text{~}+75^\circ\text{C}$)

APPLICATION

General purpose, for use in industrial and consumer equipment.

FUNCTIONAL DESCRIPTION


When the count pulse is applied to clock input T, the number of count pulses appears as a BCD code in the outputs Q_A, Q_B, Q_C and Q_D synchronized with the count pulse. Counting is done when T changes from low to high.

Presetting is performed to synchronize the count pulse. When data are applied to the data inputs D_A, D_B, D_C and D_D, the load input LOAD is made low and T is changed from low to high, the signals D_A, D_B, D_C and D_D appear at the Q_A, Q_B, Q_C and Q_D outputs, respectively, regardless of the status of enable inputs E_P and E_T, thereby presetting the counter.

When the counter is preset to a numerical value of 10 or more, counting proceeds in accordance with the status transition diagram.

Resetting is asynchronous. Q_A, Q_B, Q_C and Q_D are set low by setting direct reset input R_D low, regardless of the status of the other inputs.


PIN CONFIGURATION (TOP VIEW)



Outline 16P4


Carry output RCO is high only when Q_A is high, Q_B is low, Q_C is low, Q_D is high and E_T is high. E_P, E_T and RCO are used for synchronous counter cascade connection and for configuration of a divide-by-10ⁿ counter. (Refer to the application examples.)

BLOCK DIAGRAM



SYNCHRONOUS PRESETTABLE DECADE COUNTER WITH DIRECT RESET

STATE DIAGRAM



FUNCTION TABLE (Note 1)


$\bar{R_D}$	LOAD	E_T	E_P	T	Q_A	Q_B	Q_C	Q_D	RCO
L	X	X	X	X	L	L	L	L	L
H	L	L	X	↑	D_A	D_B	D_C	D_D	L
H	L	H	X	↑					L^*
H	H	H	H	↑					L^*
H	H	L	X	X					Inhibit
H	H	H	L	X					Inhibit

Note 1. ↑ : Transition from low to high (positive edge trigger)

* : RCO is normally low but is high when Q_A is high, Q_B is low, Q_C is low, Q_D is high and E_T is high. Therefore, $RCO = Q_A \cdot \overline{Q_B} \cdot \overline{Q_C} \cdot Q_D \cdot E_T$

X : Irrelevant

OPERATION TIMING DIAGRAM



ABSOLUTE MAXIMUM RATINGS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
V_{CC}	Supply voltage		-0.5 ~ +7	V
V_I	Input voltage		-0.5 ~ +15	V
V_O	Output voltage	High-level state	-0.5 ~ V_{CC}	V
T_{OPR}	Operating free-air ambient temperature range		-20 ~ +75	°C
T_{STG}	Storage temperature range		-65 ~ +150	°C

RECOMMENDED OPERATING CONDITIONS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage	4.75	5	5.25	V
I_{OH}	High-level output current	$V_O \geq 2.7V$	0	-400	μA
I_{OL}	Low-level output current	$V_{OL} \leq 0.4V$	0	4	mA
		$V_{OL} \leq 0.5V$	0	8	mA

SYNCHRONOUS PRESETTABLE DECADE COUNTER WITH DIRECT RESET

ELECTRICAL CHARACTERISTICS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ *	Max	
V_{IH}	High-level input voltage		2			V
V_{IL}	Low-level input voltage				0.8	V
V_{IC}	Input clamp voltage	$V_{CC} = 4.75\text{V}$, $I_{IC} = -18\text{mA}$			-1.5	V
V_{OH}	High-level output voltage	$V_{CC} = 4.75\text{V}$, $V_I = 0.8\text{V}$ $V_I = 2\text{V}$, $I_{OH} = -400\mu\text{A}$	2.7	3.4		V
V_{OL}	Low-level output voltage	$V_{CC} = 4.75\text{V}$ $V_I = 0.8\text{V}$, $V_I = 2\text{V}$	$I_{OL} = 4\text{mA}$ $I_{OL} = 8\text{mA}$	0.25 0.35	0.4 0.5	V
I_{IH}	High-level input current	D_A, D_B, D_C, D_D, E_P			20	μA
		$\overline{\text{LOAD}}, T, E_T$	$V_{CC} = 5.25\text{V}$, $V_I = 2.7\text{V}$		40	
		R_D			20	
		D_A, D_B, D_C, D_D, E_P			0.1	
I_{IL}	Low-level input current	$\overline{\text{LOAD}}, T, E_T$	$V_{CC} = 5.25\text{V}$, $V_I = 10\text{V}$		0.2	mA
		R_D			0.1	
		D_A, D_B, D_C, D_D, E_P			-0.4	
		$\overline{\text{LOAD}}, T, E_T$	$V_{CC} = 5.25\text{V}$, $V_I = 0.4\text{V}$		-0.8	
I_{OL}	Short-circuit output current (Note 2)	R_D			-0.4	mA
			$V_{CC} = 5.25\text{V}$, $V_O = 0\text{V}$	-20	-100	
			$V_{CC} = 5.25\text{V}$ (Note 3)		18	
			$V_{CC} = 5.25\text{V}$ (Note 4)		19	
I_{CCH}	Supply current, all outputs high				31	mA
I_{CCL}	Supply current, all outputs low				32	mA

* : All typical values are at $V_{CC} = 5\text{V}$, $T_a = 25^\circ\text{C}$.

Note 2. All measurements should be done quickly and not more than one output should be shorted at a time.

Note 3. I_{CCH} is measured with $D_A, D_B, D_C, D_D, E_P, E_T$, and R_D at 4.5V , $\overline{\text{LOAD}}$ at 0V , and T set from 0V to 4.5V .Note 4. I_{CCL} is measured with $D_A, D_B, D_C, D_D, E_P, E_T$ and R_D , $\overline{\text{LOAD}}$ at 0V and T set from 0V to 4.5V .SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{V}$, $T_a = 25^\circ\text{C}$, unless otherwise noted)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f_{max}	Maximum clock frequency		25	55		MHz
t_{PLH}	Low-to-high-level, high-to-low-level output propagation time, from input T to output R_{CO}			20	35	ns
t_{PHL}	High-to-low-level, high-to-low-level output propagation time, from input T to outputs Q_A, Q_B, Q_C, Q_D			20	35	ns
t_{PLH}	Low-to-high-level, high-to-low-level output propagation time (when $\overline{\text{LOAD}}$ is high), from input T to outputs Q_A, Q_B, Q_C, Q_D			12	24	ns
t_{PHL}	Low-to-high-level, high-to-low-level output propagation time (when $\overline{\text{LOAD}}$ is low), from input T to outputs Q_A, Q_B, Q_C, Q_D			16	27	ns
t_{PLH}	Low-to-high-level, high-to-low-level output propagation time, from input E_T to output R_{CO}			12	24	ns
t_{PHL}	High-to-low-level output propagation time, from input R_D to outputs Q_A, Q_B, Q_C, Q_D	$C_L = 15\text{pF}$ (Note 5)		16	27	ns
t_{PLH}				8	14	ns
t_{PHL}				8	14	ns
t_{PHL}				15	28	ns

TIMING REQUIREMENTS ($V_{CC} = 5\text{V}$, $T_a = 25^\circ\text{C}$, unless otherwise noted)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_w(T_H)$	Clock input T high pulse width		25	7		ns
$t_w(T_L)$	Clock input T low pulse width		25	6		ns
$t_w(R_D)$	Direct reset R_D pulse width		20	6		ns
t_r	Clock pulse rise time			400	100	ns
$t_{SU}(D)$	Setup time $D_A \sim D_D$ to T		20	3		ns
$t_{SU}(\overline{\text{LOAD}})$	Setup time $\overline{\text{LOAD}}$ to T (Note 8)		20	6		ns
$t_{SU}(E)$	Setup time E_P, E_T to T		20	8		ns
$t_h(D)$	Hold time $D_A \sim D_D$ to T		3	0		ns
$t_h(\overline{\text{LOAD}})$	Hold time $\overline{\text{LOAD}}$ to T (Note 8)		3	-3		ns
$t_h(E)$	Hold time E_P, E_T to T		3	-3		ns
$t_{rec}(R_D)$	Recovery time R_D to T		15	6		ns

SYNCHRONOUS PRESETTABLE DECADE COUNTER WITH DIRECT RESET

Note 5. Measurement circuit




- (1) The pulse generator (PG) has the following characteristics:
PRR = 1MHz, tr = 6ns, tf = 6ns, tw = 500ns,
VP = 3Vp.p., ZO = 50Ω.
- (2) CL includes probe and jig capacitance.



TIMING DIAGRAM (Reference level = 1.3V)

Note 7. When the clock input T does not satisfy these standards, an incorrect counting operation may result.

Note 8. When the load input LOAD setup time and hold time are not satisfied, the incorrect data may be preset. (When LOAD changes within ±5ns of the LOAD input transition from low to high, presetting may be made to low when the data input is high.)



Note 6. The shaded areas indicate when the input is permitted to change for predictable output performance.

APPLICATION EXAMPLE**Cascade-connected divided-by-10ⁿ counter****• Low-speed connections****• High-speed connections**


MITSUBISHI LSTTLs
PACKAGE OUTLINES

MITSUBISHI {DGTL LOGIC} 07E D | 6249827 0013561 3

T-90-20


TYPE 14P4 14-PIN MOLDED PLASTIC DIL

Dimension in mm



TYPE 16P4 16-PIN MOLDED PLASTIC DIL

Dimension in mm



TYPE 20P4 20-PIN MOLDED PLASTIC DIL

Dimension in mm

