

MITSUBISHI LS TTLs
M74LS375P

4-BIT BISTABLE LATCH

DESCRIPTION

The M74LS375P is a semiconductor integrated circuit containing 4 bistable latch circuits and is provided with outputs Q and \bar{Q} .

FEATURES

- Enable inputs common to two circuits each
- Q and \bar{Q} outputs
- pin 8 GND, pin 16 V_{CC}
- Wide operating temperature range ($T_a = -20 \sim +75^\circ\text{C}$)

APPLICATION

General purpose, for use in industrial and consumer equipment.

FUNCTIONAL DESCRIPTION

This device contains 4 D-type latch circuits and is provided with enable inputs E common to 2 circuits each. When E is high, the information from the data input D appears in the outputs Q and \bar{Q} . When the D signal changes, the signal that appears in outputs Q and \bar{Q} also changes. When E changes from high to low, the status of D immediately before the change is latched. While E is low, the status of Q and \bar{Q} does not change even if D is changed.

This IC has the same functions and electrical characteristics as M74LS75P and differs only in its pin configuration.


FUNCTION TABLE (Note 1)

| E | D | Q | \bar{Q} |
|---|---|-------|-------------|
| H | H | H | L |
| H | L | L | H |
| L | X | Q^0 | \bar{Q}^0 |

Note 1 Q^0, \bar{Q}^0 : Level of Q and \bar{Q} before the indicated steady-state input conditions were established.


X : Irrelevant

PIN CONFIGURATION (TOP VIEW)



Outline 16P4

BLOCK DIAGRAM (EACH LATCH)



THE OTHER LATCHES

ABSOLUTE MAXIMUM RATINGS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
|------------------|--|------------------|------------------------|------|
| V _{CC} | Supply voltage | | -0.5 ~ +7 | V |
| V _I | Input voltage | | -0.5 ~ +15 | V |
| V _O | Output voltage | High-level state | -0.5 ~ V _{CC} | V |
| T _{opr} | Operating free-air ambient temperature range | | -20 ~ +75 | °C |
| T _{stg} | Storage temperature range | | -65 ~ +150 | °C |

4-BIT BISTABLE LATCH
RECOMMENDED OPERATING CONDITIONS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|-----------------|---------------------------|------------------------|-----|------|------|
| | | Min | Typ | Max | |
| V _{CC} | Supply voltage | 4.75 | 5 | 5.25 | V |
| I _{OH} | High-level output current | V _{OH} ≥ 2.7V | 0 | -400 | μA |
| I _{OL} | Low-level output current | V _{OL} ≤ 0.4V | 0 | 4 | mA |
| | | V _{OL} ≤ 0.5V | 0 | 8 | mA |

ELECTRICAL CHARACTERISTICS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|-----------------|---------------------------------------|--|--|--------------|------------|------|
| | | | Min | Typ * | Max | |
| V _{IH} | High-level input voltage | | 2 | | | V |
| V _{IL} | Low-level input voltage | | | | 0.8 | V |
| V _{IC} | Input clamp voltage | V _{CC} = 4.75V, I _{IC} = -18mA | | | -1.5 | V |
| V _{OH} | High-level output voltage | V _{CC} = 4.75V, V _I = 0.8V V _I = 2V, I _{OH} = -400 μA | 2.7 | 3.5 | | V |
| V _{OL} | Low-level output voltage | V _{CC} = 4.75V V _I = 0.8V, V _I = 2V | I _{OL} = 4mA I _{OL} = 8mA | 0.25 0.35 | 0.4 0.5 | V |
| I _{IH} | High-level input current | D E | V _{CC} = 5.25V V _I = 2.7V | | 20 80 | μA |
| I _{IL} | Low-level input current | D E | V _{CC} = 5.25V V _I = 0.4V | | 0.1 0.4 | mA |
| I _{OS} | Short-circuit output current (Note 2) | | V _{CC} = 5.25V, V _O = 0 V | -20 | -100 | mA |
| I _{CC} | Supply current | | V _{CC} = 5.25V (Note 3) | | 6.3 12 | mA |

* : All typical values are at $V_{CC} = 5V$, $T_a = 25^\circ\text{C}$


Note 2: All measurements should be done quickly and not more than one output should be shorted at a time.

Note 3: I_{CC} is measured with all inputs at 0V.

SWITCHING CHARACTERISTICS ($V_{CC} = 5V$, $T_a = 25^\circ\text{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|------------------|--|--------------------------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| t _{PLH} | Low-to-high-level, high-to-low-level output propagation time, from input D to output Q | C _L = 15pF (Note 4) | 12 | 27 | ns | |
| t _{PHL} | | | 8 | 17 | ns | |
| t _{PLH} | | | 10 | 20 | ns | |
| t _{PHL} | | | 6 | 15 | ns | |
| t _{PLH} | | | 13 | 27 | ns | |
| t _{PHL} | | | 12 | 25 | ns | |
| t _{PLH} | | | 12 | 30 | ns | |
| t _{PHL} | | | 6 | 15 | ns | |

Note 4: Measurement circuit



(1) The pulse generator (PG) has the following characteristics:

PRR = 1MHz, t_r = 6ns, t_f = 6ns, t_w = 500ns,

V_P = 3V_{P-P}, Z₀ = 50Ω


(2) C_L includes probe and jig capacitance.

4-BIT BISTABLE LATCH

TIMING REQUIREMENTS ($V_{CC}=5V$, $T_a=25^\circ C$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|-------------|---------------------------------|-----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| $t_{W(EH)}$ | Enable input E high pulse width | | 20 | 7 | | ns |
| $t_{SU(D)}$ | Setup time 1D ~ 4D to E | | 20 | 12 | | ns |
| $t_h(D)$ | Hold time 1D ~ 4D to E | | 8 | 5 | | ns |

TIMING DIAGRAM (Reference level = 1.3V)




MITSUBISHI LSTTLs
PACKAGE OUTLINES

MITSUBISHI {DGTL LOGIC} 07E D 6249827 0013561 3

T-90-20


TYPE 14P4 14-PIN MOLDED PLASTIC DIL

Dimension in mm



TYPE 16P4 16-PIN MOLDED PLASTIC DIL

Dimension in mm



TYPE 20P4 20-PIN MOLDED PLASTIC DIL

Dimension in mm

