

**SYNCHRONOUS PRESETTABLE UP/DOWN 4-BIT BINARY COUNTER**

**DESCRIPTION**

The M74LS669P is a semiconductor integrated circuit containing a synchronous 4-bit binary counter function with an up/down control input and preset input.

**FEATURES**

- Fully synchronous operation for counting and programming
- Integral look-ahead for counting
- Carry output for n bit cascading
- Fully independent clock circuit
- Up/down control input provided
- Preset input provided

**APPLICATION**

General purpose, for use in industrial and consumer equipment


**FUNCTIONAL DESCRIPTION**

This device operates with the preset, up/down control and enable function synchronized to the rising edge of the clock pulse.

Data is acquisitioned from outputs  $Q_A$  thru  $Q_D$  on the rising edge of clock input  $T$ , synchronized with (and in response to) data input at  $D_A$  thru  $D_D$ ; and occurs after preset is initiated by dropping load input (LOAD) to a low-level.

Up/down counter operations are initiated when LOAD is high-level, and the count enable input ( $\bar{E}_P$  and  $\bar{E}_T$ ) is low-

**PIN CONFIGURATION (TOP VIEW)**




Outline 16 P4

level. The counter increments (up) when control input  $U/D$  is high-level, and decrements (down) at low-level.

Carry output ( $\bar{R}CO$ ) goes low-level (active) at  $15_2$  during up operations, and at  $0_2$  while the count is going down. The synchronous feature of the counter permits it to be cascaded for use as a binary counter. (See the application example given for M74LS668P.)

Counter operations are inhibited when LOAD and ( $\bar{E}_P$  or  $\bar{E}_T$ ) are all high-level.

**BLOCK DIAGRAM**



## SYNCHRONOUS PRESETTABLE UP/DOWN 4-BIT BINARY COUNTER

### FUNCTION TABLE (Note 1)

LOAD	$\bar{E}_P$	$\bar{E}_T$	$U/\bar{D}$	T	$Q_A$	$Q_B$	$Q_C$	$Q_D$	$\bar{RCO}^*$
L	X	X	X	↑	$D_A$	$D_B$	$D_C$	$D_D$	H
H	L	L	H	↑					COUNT UP
H	L	L	L	↑					COUNT DOWN
H	H	X	X	X					COUNT INHIBIT
H	X	H	X	X					H

Note 1. ↑ : Transition from low to high

X : Irrelevant


\* :  $\bar{RCO}$  is normally at high-level, however, when  $\bar{E}_T$  is low and the counter is incrementing,  $Q_A$ ,  $Q_B$ ,  $Q_C$  and  $Q_D$  will be high, and  $\bar{RCO}$  will be low.

Also, when the counter is decrementing,  $Q_A$ ,  $Q_B$ ,  $Q_C$  and  $Q_D$  will be low, and  $\bar{RCO}$  will also be low.

$$\bar{RCO} = Q_A \cdot Q_B \cdot Q_C \cdot Q_D \cdot (U/\bar{D}) \cdot \bar{E}_T$$

$$\bar{RCO} = \bar{Q}_A \cdot \bar{Q}_B \cdot \bar{Q}_C \cdot \bar{Q}_D \cdot (\bar{U}/\bar{D}) \cdot E_T$$

### TIMING DIAGRAM



#### Timing diagram notes:

- (1) Preset at 13
- (2) Increment at 14, 15, 0, 1, 2
- (3) Count inhibit
- (4) Decrement at 1, 0, 15, 14, 13

**SYNCHRONOUS PRESETTABLE UP/DOWN 4-BIT BINARY COUNTER**

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -20 \sim +75^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
V <sub>CC</sub>	Supply voltage		-0.5 ~ +7	V
V <sub>I</sub>	Input voltage		-0.5 ~ +15	V
V <sub>O</sub>	Output voltage	High-level state	-0.5 ~ V <sub>CC</sub>	V
T <sub>OPR</sub>	Operating free-air ambient temperature range		-20 ~ +75	°C
T <sub>STG</sub>	Storage temperature range		-65 ~ +150	°C

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -20 \sim +75^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	4.75	5	5.25	V
I <sub>OH</sub>	High-level output current	V <sub>OH</sub> ≥ 2.7V	0	-400	μA
I <sub>OL</sub>	Low-level output current	V <sub>OL</sub> ≤ 0.4V	0	4	mA
		V <sub>OL</sub> ≤ 0.5V	0	8	mA

**ELECTRICAL CHARACTERISTICS** ( $T_a = -20 \sim +75^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions			Limits			Unit
		Min	Typ	Max	Min	Typ	Max	
V <sub>IH</sub>	High-level input voltage				2			V
V <sub>IL</sub>	Low-level input voltage						0.8	V
V <sub>IC</sub>	Input clamp voltage	V <sub>CC</sub> =4.75V, I <sub>IC</sub> =-18mA					-1.5	V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> =4.75V, V <sub>I</sub> =0.8V V <sub>I</sub> =2V, I <sub>OH</sub> =-400μA			2.7	3.4		V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> =4.75V V <sub>I</sub> =0.8V, V <sub>I</sub> =2V			I <sub>OL</sub> =4mA	0.25	0.4	V
		V <sub>CC</sub> =4.75V V <sub>I</sub> =0.8V, V <sub>I</sub> =2V			I <sub>OL</sub> =8mA	0.35	0.5	V
I <sub>IH</sub>	High-level input current	D <sub>A</sub> , D <sub>B</sub> , D <sub>C</sub> , D <sub>D</sub> , E <sub>P</sub> , U/̄D	V <sub>CC</sub> =5.25V, V <sub>I</sub> =2.7V			20		
		T, E <sub>T</sub>				20		μA
		LOAD				40		
		D <sub>A</sub> , D <sub>B</sub> , D <sub>C</sub> , D <sub>D</sub> , E <sub>P</sub> , U/̄D				0.1		
		T, E <sub>T</sub>				0.1		mA
I <sub>IIL</sub>	Low-level input current	LOAD	V <sub>CC</sub> =5.25V, V <sub>I</sub> =10V			0.2		
		D <sub>A</sub> , D <sub>B</sub> , D <sub>C</sub> , D <sub>D</sub> , E <sub>P</sub> , U/̄D				-0.4		
		T, E <sub>T</sub>				-0.4		mA
		LOAD				-0.8		
I <sub>OS</sub>	Short-circuit output current (Note 2)	V <sub>CC</sub> =5.25V, V <sub>O</sub> =0V			-20		-100	mA
I <sub>CC</sub>	Supply current	V <sub>CC</sub> =5.25V (Note 3)				20	34	mA

\* All typical values are at  $V_{CC} = 5V$ ,  $T_a = 25^\circ\text{C}$ .

Note 2. All measurements should be done quickly, and not more than one output should be shorted at a time.

3. I<sub>CC</sub> is measured after applying a momentary 4.5V, then ground, to the clock input with all other inputs grounded.

**SYNCHRONOUS PRESETTABLE UP/DOWN 4-BIT BINARY COUNTER**


**SWITCHING CHARACTERISTICS ( $V_{CC}=5V$ ,  $T_a=25^\circ C$ , unless otherwise noted)**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$f_{max}$	Maximum clock frequency	$C_L = 15pF$ (Note 4)	25	30		MHz
$t_{PLH}$	Low-to-high-level, high-to-low-level output propagation time, from input T to output $\overline{RCO}$			24	40	ns
$t_{PHL}$	Low-to-high-level, high-to-low-level output propagation time, from input T to outputs $Q_A$ , $Q_B$ , $Q_C$ , and $Q_D$			32	60	
$t_{PLH}$	Low-to-high-level, high-to-low-level output propagation time, from input T to output $\overline{RCO}$			20	27	ns
$t_{PHL}$	Low-to-high-level, high-to-low-level output propagation time, from input $\overline{E_T}$ to output $\overline{RCO}$			15	27	
$t_{PLH}$	Low-to-high-level, high-to-low-level output propagation time, from input $\overline{E_T}$ to output $\overline{RCO}$			10	17	ns
$t_{PHL}$	Low-to-high-level, high-to-low-level output propagation time, from input $U/D$ to output $\overline{RCO}$			28	45	
$t_{PLH}$	Low-to-high-level, high-to-low-level output propagation time, from input $U/D$ to output $\overline{RCO}$			25	35	ns
$t_{PHL}$	Low-to-high-level, high-to-low-level output propagation time, from input $U/D$ to output $\overline{RCO}$			20	40	

**TIMING REQUIREMENTS ( $V_{CC}=5V$ ,  $T_a=25^\circ C$ , unless otherwise noted)**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_w$	Clock T pulse width		25	12		ns
$t_{SU(D)}$	Setup time $D_A \sim D_D$ to T		20	18		ns
$t_{SU(E)}$	Setup time $\overline{E_T}, \overline{E_p}$ to T		35	26		ns
$t_{SU(Load)}$	Setup time LOAD to T		25	15		ns
$t_{SU(U/D)}$	Setup time U/D to T		30	20		ns
$t_h$	Setup time of all inputs to T		0	-15		ns


Note 4. Measurement Circuit



- (1) The pulse generator (PG) has the following characteristics: PRR = 1MHz,  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$ ,  $t_w = 500\text{ns}$ ,  $V_p = 3V_{p-p}$ ,  $Z_o = 50\Omega$ .
- (2)  $C_L$  includes probe and jig capacitance.

**SYNCHRONOUS PRESETTABLE UP/DOWN 4-BIT BINARY COUNTER**

**TIMING DIAGRAM (Reference level = 1.3V)**




MITSUBISHI LSTTLs  
PACKAGE OUTLINES

MITSUBISHI {DGTL LOGIC} 07E D 6249827 0013561 3

T-90-20


**TYPE 14P4 14-PIN MOLDED PLASTIC DIL**

Dimension in mm



**TYPE 16P4 16-PIN MOLDED PLASTIC DIL**

Dimension in mm



**TYPE 20P4 20-PIN MOLDED PLASTIC DIL**

Dimension in mm

