

# HT9172 DTMF Receiver

#### Features


- Operating voltage: 2.5V~5.5V
- Minimal external component requirements
- No external filter required
- Low standby current in power down mode)
- Excellent performance

- Tristate data output for MCU interface
- 3.58MHz crystal or ceramic resonator oscillator
- 1633Hz can be inhibited by the INH pin
- 18-pin DIP/SOP packaging

#### **General Description**

The HT9172 is a Dual Tone Multi Frequency (DTMF) receiver device which includes an integrated digital decoder and band split filter functions as well as power-down and inhibit mode operations. The device uses digital counting techniques to detect and decode the full range of 16 DTMF tone pairs into a 4-bit code output. Highly accurate switched capacitor filters are utilised to divide the DTMF dual tone frequencies into low and high group signals. An integrated dial tone rejection circuit is provided to eliminate the need for pre-filtering.

#### **Block Diagram**





# Pin Assignment

		<u> </u>		1	
VP 🗆	1	$\cup$	18	白	VDD
VN 🗆	2		17	白	RT/GT
GS 🗆	3		16	白	EST
VREF	4		15	白	DV
INH 🗆	5		14	白	D3
PWDN	6		13	白	D2
X1 🗆	7		12	白	D1
X2 🗆	8		11	白	D0
VSS 🗆	9		10	白	OE
HT9172					
- 1	8 DI	P-A/S	OP	-A	


# **Pin Description**

Pin Name	I/O	Internal Connection	Description
VP	I	Operational Amplifier	Operational amplifier non-inverting input
VN	I		Operational amplifier inverting input
GS	0		Operational amplifier output terminal
VREEF	0	VREF	Reference voltage output, normally V <sub>DD</sub> /2
X1	Ι	oscillator	The system oscillator consists of an inverter, a bias resistor and the required on-chip load capacitor.
X2	0	USCIIIAIOI	A standard 3.579545MHz crystal connected to the X1 and X2 terminals implements the oscillator function.
PWDN	I	CMOS IN Pull-low	Active high. This enables the device to go into its power down mode and inhibits the oscillator. This pin input is pulled low internally.
INH	I	CMOS IN Pull-low	Active high. This inhibits the detection of tones representing characters A, B, C and D. This pin input is pulled low internally.
VSS	_		Negative power supply, ground
OE	I	CMOS IN Pull-high	D0~D3 output enable, active high
D0~D3	0	CMOS OUT Tristate	Received data output terminals OE="H": Output enable OE="L": High impedance
DV	0	CMOS OUT	Data valid output. When the device has received a valid DTMF tone, this line will go high; other- wise it remains low.
EST	0	CMOS OUT	Early steering output - see Functional Description
RT/GT	I/O	CMOS IN/OUT	Tone acquisition time and release time can be set through connection with ex- ternal resistor and capacitor.
VDD	_	_	Positive power supply, 2.5V~5.5V for normal operation



Ta=25°C

#### **Approximate Internal Connection Circuits**



## **Absolute Maximum Ratings**

Supply VoltageV_SS-0.3V to V_SS+6V	Storage Temperature50°C to 125°C
Input VoltageV_SS=0.3V to V_DD+0.3V	Operating Temperature40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

Complete L	Parameter		Test Conditions		-		Unit	
Symbol	Parameter	V <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit	
V <sub>DD</sub>	Operating Voltage			2.5	5	5.5	V	
I <sub>DD</sub>	Operating Current	5V			3	7	mA	
I <sub>STB</sub>	Standby Current	5V	V <sub>PWDN</sub> =V <sub>DD</sub> , (Not include PWDN pull-low current)		1	5	μΑ	
VIL	Input Low Voltage	5V			_	1.0	V	
VIH	Input High Voltage	5V		4.0	_		V	
IIL	Input Low Current	5V	V <sub>VP</sub> =V <sub>VN</sub> =0V		_	0.1	μA	
I <sub>IH</sub>	Input High Current	5V	V <sub>VP</sub> =V <sub>VN</sub> =5V		_	0.1	μA	
R <sub>OE</sub>	Pull-high Resistance (OE)	5V	V <sub>OE</sub> =0V	70	110	160	kΩ	
R <sub>PL</sub>	Pull-low Resistance (INH, PWDN)	5V	V <sub>INH</sub> =5.0V, V <sub>PWDN</sub> =5.0V	150	250	375	kΩ	
R <sub>IN</sub>	Input Impedance (VN, VP)	5V			10		MΩ	
I <sub>OH</sub>	Source Current (D0~D3, EST, DV)	5V	V <sub>OUT</sub> =4.5V	-0.4	-0.8		mA	
I <sub>OL</sub>	Sink Current (D0~D3, EST, DV)	5V	V <sub>OUT</sub> =0.5V	1.0	2.5	_	mA	
fosc	System Frequency	5V	Crystal=3.5795MHz	3.5759	3.5795	3.5831	MHz	

## **D.C. Characteristics**



## A.C. Characteristics

f<sub>OSC</sub>=3.5795MHz, Ta=25°C

Symbol	Parameter			est Conditions Min		Max.	Unit
Symbol	Parameter	V <sub>DD</sub>	Conditions	Min.	Тур.	wax.	Unit
DTMF Sig	gnal			·			
	Innut Signal Laval	3V		-36	_	-6	dDm
	Input Signal Level	5V		-29	_	1 dBm	
	Twist Accept Limit (Positive)	5V		_	10	_	dB
	Twist Accept Limit (Negative)	5V		_	10	_	dB
	Dial Tone Tolerance	5V			18	_	dB
	Noise Tolerance	5V			-12	_	dB
	Third Tone Tolerance	5V			-16	_	dB
	Frequency Deviation Acceptance	5V		_	_	±1.5	%
	Frequency Deviation Rejection	5V		±3.5		_	%
t <sub>PU</sub>	Power Up Time (See Figure 4.)	5V		_	30		ms
Gain Set	ting Amplifier						
R <sub>IN</sub>	Input Resistance	5V			10		MΩ
I <sub>IN</sub>	Input Leakage Current	5V	V <sub>SS</sub> <(V <sub>VP</sub> ,V <sub>VN</sub> ) <v<sub>DD</v<sub>	_	0.1		μA
Vos	Offset Voltage	5V			±25	_	mV
P <sub>SRR</sub>	Power Supply Rejection	5V			60	_	dB
C <sub>MRR</sub>	Common Mode Rejection	5V	100 Hz _3V <v<sub>IN&lt;3V</v<sub>		60	_	dB
A <sub>VO</sub>	Open Loop Gain	5V			65	_	dB
f <sub>T</sub>	Gain Band Width	5V			1.5	_	MHz
V <sub>OUT</sub>	Output Voltage Swing	5V	R <sub>L</sub> >100kΩ		4.5		V <sub>PP</sub>
RL	Load Resistance (GS)	5V		_	50		kΩ
CL	Load Capacitance (GS)	5V		_	100		pF
V <sub>CM</sub>	Common Mode Range	5V	No load	_	3.0	_	V <sub>PP</sub>
Steering	Control						
t <sub>DP</sub>	Tone Present Detection Time	5V		5	11	14	ms
t <sub>DA</sub>	Tone Absent Detection Time	5V			4	8.5	ms
t <sub>ACC</sub>	Acceptable Tone Duration	5V				42	ms
t <sub>REJ</sub>	Rejected Tone Duration	5V		20	_	_	ms
t <sub>IA</sub>	Acceptable Inter-digit Pause	5V		_	_	42	ms
t <sub>IR</sub>	Rejected Inter-digit Pause	5V		20	_	_	ms
t <sub>PDO</sub>	Propagation Delay (RT/GT to DO)	5V		_	8	11	μs
t <sub>PDV</sub>	Propagation Delay (RT/GT to DV)	5V		_	12	_	μs
t <sub>DOV</sub>	Output Data Set Up (DO to DV)	5V		_	4.5	_	μs
t <sub>DDO</sub>	Disable Delay (OE to DO)	5V		_	300	_	ns
t <sub>EDO</sub>	Enable Delay (OE to DO)	5V			50	60	ns

Note: DO=D0~D3







Figure 1. Test Circuit

## **Functional Description**

#### Overview

The HT9172 tone decoder consists of three band pass filters and two digital decode circuits to convert a DTMF tone into a digital code output.

The device contains an operational amplifier to adjust the input signal level as shown in Figure 2.



(b) Differential Input Circuit




Figure 2. Amplifier Input Application Circuits

The pre-filter is a band rejection filter which will reject frequencies between 350Hz to 400Hz.

The low group filter, filters the low group frequency signal output whereas the high group filter, filters the high group frequency signal output.

Each filter output is followed by a zero-crossing detector with incorporates hysteresis. When the signal amplitude at the output exceeds a specified level, it is transferred to a full swing logic signal. When the input signal is recognized as an effective DTMF tone, the DV line will go high, and the corresponding DTMF tone code will be generated.

#### **Steering Control Circuit**

The steering control circuit is used to measure the effective signal duration and for protecting against valid signal drop out. This is achieved using an analog delay which is implemented using an external RC time-constant, controlled by the output line EST.

The timing diagram is shown in Figure 3. The EST pin is normally low and will pull the RT/GT pin low via the external RC network. When a valid tone input is detected, the EST pin will go high, which will in turn pull the RT/GT pin high through the RC network.

When the voltage on RT/GT rises from 0 to V<sub>TRT</sub>, which is 2.35V for a 5V power supply, the input signal is effective, and the corresponding code will be generated by the code detector. After D0~D3 have been latched, DV will go high. When the voltage on RT/GT falls from VDD to V<sub>TRT</sub>, i.e. when there is no input tone, the DV output will go low, and D0~D3 will maintain their present data until a next valid tone input is produced.

By selecting suitable external RC values, the minimum acceptable input tone duration,  $t_{ACC}$ , and the minimum acceptable inter-tone rejection,  $t_{IR}$ , can be set. The values of the external RC components, can be chosen using the following formula. Also refer to Figure 5 for details.

#### $t_{ACC} = t_{DP} + t_{GTP};$


 $t_{IR} = t_{DA} + t_{GTA};$ 

where  $\ t_{ACC}$ : Tone duration acceptable time

 $t_{DP}$ : EST output delay time ("L"  $\rightarrow$  "H")  $t_{GTP}$ : Tone present time  $t_{IR}$ : Inter-digit pause rejection time



# **Timing Diagrams**







Figure 4. Power-up Timing




(a) Fundamental circuit:  $t_{GTP} = R \times C \times Ln (V_{DD} / (V_{DD} - V_{TRT}))$   $t_{GTA} = R \times C \times Ln (V_{DD} / V_{TRT})$ VDD Q



(b)  $t_{GTP} < t_{GTA}$ :

$$\begin{split} t_{\text{GTP}} &= (\text{R1} \ // \ \text{R2}) \times \text{C} \times \text{Ln} \ (\text{V}_{\text{DD}} \ - \ \text{V}_{\text{TRT}})) \\ t_{\text{GTA}} &= \text{R1} \times \text{C} \times \text{Ln} \ (\text{V}_{\text{DD}} \ / \ \text{V}_{\text{TRT}}) \end{split}$$



(c)  $t_{GTP} > t_{GTA}$ :

 $t_{GTP} = R1 \times C \times Ln (V_{DD} / (V_{DD} - V_{TRT}))$ 

 $t_{\text{GTA}} = (\text{R1 // R2}) \times \text{C} \times \text{Ln} \; (\text{V}_{\text{DD}} \; / \; \text{V}_{\text{TRT}})$ 




Figure 5. Steering Time Adjustment Circuits

## **DTMF Dialing Matrix**

COL1	COL2	COL3	COL4
ROW1 1	2	3	A
ROW2 4	5	6	В
ROW3 7	8	9	<b>C</b>
ROW4 *	0	#	D

#### **DTMF Data Output Table**

Low Group (Hz)	High Group (Hz)	Digit	OE	D3	D2	D1	D0
697	1209	1	Н	L	L	L	Н
697	1336	2	Н	L	L	Н	L
697	1477	3	Н	L	L	Н	Н
770	1209	4	Н	L	Н	L	L
770	1336	5	Н	L	Н	L	Н
770	1477	6	Н	L	Н	Н	L
852	1209	7	Н	L	Н	Н	Н
852	1336	8	Н	н	L	L	L
852	1477	9	Н	Н	L	L	Н
941	1336	0	Н	Н	L	Н	L
941	1209	*	Н	Н	L	Н	Н
941	1477	#	Н	н	Н	L	L
697	1633	A	Н	н	Н	L	Н
770	1633	В	Н	Н	Н	Н	L
852	1633	С	Н	н	Н	Н	Н
941	1633	D	Н	L	L	L	L
_	_	ANY	L	Z	Z	Z	Z

Note: "Z" High impedance; "ANY" Any digit




#### Data Output

The data outputs, D0~D3, are tristate outputs. When the OE input is low, the D0~D3 data outputs, will be in a high impedance condition.


#### **Application Circuits**

#### **Application Circuit 1**



Note: X'tal = 3.579545MHz crystal C1 = C2  $\cong$  20pF X'tal = 3.58MHz ceramic resonator C1 = C2  $\cong$  39pF

#### **Application Circuit 2**




C1 = C2  $\cong$  20pF X'tal = 3.58MHz ceramic resonator C1 = C2  $\cong$  39pF



## **Package Information**

18-pin DIP (300mil) Outline Dimensions



• MS-001d (see fig1)

Cumula al		Dimensions in mil	
Symbol	Min.	Nom.	Max.
А	880	_	920
В	240		280
С	115		195
D	115		150
E	14		22
F	45		70
G	_	100	
Н	300		325
I	_		430

## • MS-001d (see fig2)

Symbol		Dimensions in mil	
Symbol	Min.	Nom.	Max.
A	845		880
В	240		280
С	115		195
D	115		150
E	14		22
F	45		70
G	_	100	
Н	300		325
I	—	—	430




# • MO-095a (see fig2)

Symbol		Dimensions in mil	
Symbol	Min.	Nom.	Max.
A	845		885
В	275		295
С	120		150
D	110		150
E	14		22
F	45		60
G	_	100	_
Н	300		325
I	_		430



## 18-pin SOP (300mil) Outline Dimensions






## • MS-013

Symbol		Dimensions in mil	
Symbol	Min.	Nom.	Max.
А	393		419
В	256	_	300
С	12		20
C′	447	_	463
D			104
E	_	50	
F	4	_	12
G	16	_	50
Н	8	_	13
α	0°	_	<b>8</b> °



# Product Tape and Reel Specifications

## **Reel Dimensions**




## SOP 18W

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330.0±1.0
В	Reel Inner Diameter	100.0±1.5
С	Spindle Hole Diameter	13.0 +0.5/-0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8 +0.3/-0.2
T2	Reel Thickness	30.2±0.2



## **Carrier Tape Dimensions**



## SOP 18W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0 +0.3/-0.1
Р	Cavity Pitch	16.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5±0.1
D1	Cavity Hole Diameter	1.50 +0.25/-0.00
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.9±0.1
B0	Cavity Width	12.0±0.1
K0	Cavity Depth	2.8±0.1
t	Carrier Tape Thickness	0.30±0.05
С	Cover Tape Width	21.3±0.1



Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office) 4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor (China) Inc. (Dongguan Sales Office)

Building No. 10, Xinzhu Court, (No. 1 Headquarters), 4 Cuizhu Road, Songshan Lake, Dongguan, China 523808 Tel: 86-769-2626-1300 Fax: 86-769-2626-1311

Holtek Semiconductor (USA), Inc. (North America Sales Office) 46729 Fremont Blvd., Fremont, CA 94538 Tel: 1-510-252-9880 Fax: 1-510-252-9885 http://www.holtek.com

Copyright © 2009 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.