# HD6345/HD6445 CRTC-II(CRT Controller) 

The HD6345/HD6445 CRTC-II provides an interface between MPU and a raster scan CRT display. The HD6345 is upward-compatible with the NMOS CRTC HD6845S in pin and software, and has a 68 system bus interface. The HD6445 has a 80 system bus interface. A power dissipation is lowered by adopting the CMOS process.
The CRTC-II offers a variety of functions under MPU control, such as programmable timing signal outputs for CRT monitor and display screen control operation. It can be widely applied to the various types of CRT display systems.

## FEATURES

## FLEXIBLE SCREEN FORMAT

- Programmable numbers of characters per screen and rasters per character row
- Programmable horizontal/vertical sync signals and display timing signals
- Up to 16 k words refresh memory (14-bit) addressable
- Programmable raster scanning modes: Non-Interlace, Interlace sync, or Interlace sync and video modes
- Up to 256 character rows per field
- High-speed display operation at 4.5 MHz character clock
- Double-size vertical display by raster interpolation


## VERSATILE DISPLAY FUNCTIONS

- Screen split (max. 4 screens configurable, horizontally)
- Paging and scrolling for each screen
- Smooth scrolling
- Two cursors with programmable width
- Programmable refresh memoly width


## FACILITATED SYSTEM CONFIGURATION

- 68 system bus interface (HD6345)
- 80 system bus interface (HD6445)
- Three-state control of memory address and raster address
- External synchronization in Master-slave or TV syne modes
- Interrupt request by vertical blanking or light pen strobe detection
- Programmable timing signal for dual-port RAM in MPRAM mode

PIN AND SOFTWARE UPWARD-COMPATIBLE WITH HD6845S

SINGLE - 5V POWER SUPPLY

## CMOS PROCESS

OPERATING TEMPERATURE SPECIFICATIONS

- Normal $-20^{\circ} \mathrm{C} \sim+75^{\circ} \mathrm{C}$
- J Version $-40^{\circ} \mathrm{C} \sim+85^{\circ} \mathrm{C}$


## SYSTEM BLOCK DIAGRAM



## TYPE OF PRODUCTS

| Specification | Bus Interface | Type No. | Bus <br> Timing | Package | CRT Display Timing |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Normal | 6800 system | HD6345P | 1.0 MHz | DP-40 (40 pin plastic Dip) | 4.5 MHz (max) |
|  | Bus interface | HD63A45P | 1.5 MHz |  |  |
|  |  | HD63B45P | 2.0 MHz |  |  |
|  |  | HD6345CP | 1.0 MHz | $\begin{aligned} & \text { CP-44 } \\ & \text { (44 pin PLCC) } \end{aligned}$ |  |
|  |  | HD63A45CP | 1.5 MHz |  |  |
|  |  | HD63B45CP | 2.0 MHz |  |  |
|  | 80 system | HD6445P4 | 4.0 MHz | DP-40 |  |
|  | Bus interface | HD6445CP4 |  | CP-44 |  |
| $J$ version (wide temperature range) | 6800 system | HD6345CPJ | 1.0 MHz | CP-44 | 4.5 MHz (max) |
|  | Bus interface | HD63A45CPJ | 1.5 MHz |  |  |
|  |  | HD63B45CPJ | 2.0 MHz |  |  |
|  | 80 system Bus interface | HD6445CP4J | 4.0 MHz |  |  |

## PIN ARRANGEMENT



## PIN FUNCTION

Pin No.

| DP-40 | CP-44 | Symboi | Pin Name | Inpul/ Output | Functions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1,2 | $\mathrm{V}_{\mathrm{SS}}\left(\mathrm{V}_{\mathrm{SS} 1}, \mathrm{~V}_{\mathrm{SS} 2}\right)^{* *}$ | $\mathrm{V}_{\text {SS }}$ | - | Ground (GND) pin |
| 2 | 3 | RES | Reset | Input | Performs external reset on CRTC-II RES assertion causes CRTC-11: <br> (1) Clear all the internal counters <br> (2) Set all the output signals at " $L$ " ( $D_{0}-D_{7}$ are excluded.) <br> (3) Clear registers R30 (Control 1), R31 (Control $2 /$ Status), and R32 (Control 3) (Other registers are not affected at all) RES is valid only while LPSTB is " $L$ " |
| 3 | 4 | LPSTB | Light Pen Strobe | Input | Informs light pen strobe pulse detection |
|  |  | TSC | Three State Control | Input | Performs three-state control on memory and raster addresses |
| 4-17 | $\begin{aligned} & 5-11 \\ & 13-19 \end{aligned}$ | $\mathrm{MA}_{0}-\mathrm{MA}_{13}$ | Memory Address 0-13 | Output | Supplies memory address for periodical memory refresh |
| 18 | 20 | DISPTMG | Display Timing | Output | Indicates a screen display period |
| 19 | 21 | CUDISP | Cursor Display | Output | Display cursor on a screen Enabled during DISPTMG is " H " |
|  |  | $\overline{\mathrm{ACl}}$ | Access Inhibit | Output | Supplies MPRAM access inhibit timing (programmable) |
|  |  | IRQ | Interrupt Request | Output | Indicates interrupt request to MPU Enabled during DISPTMG is " $L$ " |
| 20 | 22, 23 | $\mathrm{V}_{\mathrm{Cc}}\left(\mathrm{V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{CC} 2}\right)^{* *}$ | $V_{\text {cc }}$ | - | Power supply ( +5 V ) pin |
| 21 | 24 | CLK | $\mathrm{V}_{\mathrm{CC}}$ Character Clock | Input | Receives character clock timing |
| 22 | 25 | $\mathrm{R} / \vec{W}$ | Read/Write | Input | Controls data transfer direction between MPU and CRTC-II |
|  |  | WR* | Write | Input | Inputs write signal from MPU |
| 23 | 26 | E | Enable | Input | Enables register read/write strobe signals from MPU |
|  |  | $\overline{\overline{R D}}{ }^{*}$ | Read | Input | Inputs read signal from MPU |
| 24 | 27 | RS | Register Select | Input | Selects either of address register or other registers Address reg. selected when at "L", and others at "H" Normally, requested to connect to " $\mathrm{A}_{0}$ " of MPU address bus |
| 25 | 28 | $\overline{\mathrm{CS}}$ | Chip Select | Input | Performs addressing on CRTC-II MPU Read/ write upon CRTC-Il registers enabled when $\overline{C S}$ is " $L$ " |
| 33-26 | $\begin{aligned} & 37-35, \\ & 33-29 \end{aligned}$ | $\mathrm{D}_{0}-\mathrm{D}_{7}$ | Data Bus 0-7 | Input/ Output | Bidirectional bus for data transfer between MPU and CRTC-II |
| 38-34 | 42-38 | $\mathrm{RA}_{0}-\mathrm{RA}_{4}$ | Raster Address 0-4 | Output | Supplies raster address for selecting raster on character generator |
| 39 | 43 | HSYNC | Horizontal Sync | Output | Supplies horizontal sync signal |
|  |  | EXHSYNC | External Horizontal Sync | Input | Receives external horizontal sync signal |
| 40 | 44 | VSYNC | Vertical Sync | Output | Supplies vertical sync signal |
|  |  | EXVSYNC | External Vertical Sync | Input | Receives external vertical sync signal |

[^0]* *Marked pins are of the CP-44


## FUNCTION TABLE

| Item | Descriptions | Remarks |
| :---: | :---: | :---: |
| Programmable Screen Format | Horizontal scan cycle <br> Vertical scan cycle (by row) <br> Vertical scan cycle (Adjust) <br> Number of displayed chars./row <br> Number of char, rows/screen <br> Number of rasters/char. row <br> Horizontal display position <br> Vertical display position <br> Vertical sync position (Adjust) <br> HSYNC pulse width <br> VSYNC pulse width <br> DISPTMG skew | Programmable by char. clock time Programmable by char. row time Programmable by raster time <br> Enabled by programming sync signal output timings Programmable by raster time <br> 1 or 2 character skew |
| Screen Split | 4 split-screens start positions programmable | Discretely programmable (Unit: row) 2/3/4 screens format selectable |
| Cursor Control | Cursor display position <br> Cursor height <br> Cursor width <br> Cursor blink <br> Simultaneous output of 2 cursors <br> (Only 1 availble in MPRAM mode) <br> Cursor display mode <br> CUDISP skew | Two 14-bit cursor registers <br> 1 or 2 cursors displayed Display start/end rasters programmable within a row <br> Programmable by char. clock time 1/16 or $1 / 32$ field rate selectable Discretely programmable <br> OR/EOR mode selectable 1 or 2 character skew |
| Raster Scan Mode | Non-Interlace mode Interlace sync mode Interlace sync and video mode | Either one of three modes selectable |
| Memory Format | Memory width set | Memory width programmable wider than display width (Unit: char.) |
| Smooth Scrolling | Display start raster address set Target screen set | Programmable by char. clock time Any screen selectable |
| Raster Interpolation | Double-size vertical display Vertical scan cycle doubled | Same raster address supplied twice |
| External <br> Synchronization | Synchronization with external sync signals | Superimposed display enhabled on other CRT or TV screens |
| Interrput <br> Request | Interrupt request signal caused by vertical ratrace period or light pen detection (Disabled in MPRAM mode) | Interrupt reqest mode programmable |
| Light Pen | 14-bit Light pen register Light pen raster register | Light pen raster address detected |
| Refresh Memory Addressing | 14-bit refresh memory address output Four 14-bit screen start address regs. (Display start address programmable for each screen) | Up to 16 k words refresh memory accessible <br> Paging and scrolling enabled each screen |
| Three-State Control | Three-state control on MA and RA | Controlled by TSC pin input |
| Programmable <br> Timing Output | Programmable timing signal supplied from access inhibit pin | In MPRAM mode |

## CRTC-II NEWLY ADOPTED FEATURES

| 1. | Screen Partition (horizontally split into 4 screens) |
| :--- | :--- |
| 2. | Smooth Scrolling |
| 3. | External Synchronization |
| 4. | Interrupt request |
| 5. | Raster Interpolation |
| 6. | Sync Position Adjustment |
| 7. | Light Pen Raster Address |
| 8. | Second Cursor |
| 9. | Display Momory Width Setting |
| 10. | 256 Rows Max |
| 11. | Timing Signal for MPRAM |
| 12. | Three-state Control of MA/RA Output |

## INTERNAL BLOCK DIAGRAM



## FUNCTIONAL DESCRIPTION

## PROGRAMMABLE SCREEN FORMAT

Figure 1 illustrates the screen format example, in Non-Interlace mode, when programming CRTC-II registers as listed in Tabel 1. Figure 2 shows the relation between memory
address ( $\mathrm{MA}_{0}-\mathrm{MA}_{13}$ ), raster address ( $\mathrm{RA}_{0}-\mathrm{RA}_{4}$ ) and the location on the CRT screen.

The timing charts of CRT interface signals are shown in Figure 3, and those details are partially shown in Figure 4 and 5.

## (0) HITACHI

Tabel $1 \begin{aligned} & \text { Programmed Values in Each } \\ & \text { Register }\end{aligned}$

| Register <br> No. | Register Name | Programmed <br> Values |
| :--- | :--- | :--- |
| R0 | HORIZONTAL TOTAL <br> CHARACTERS | Nht |
| R1 | HORIZONTAL DISPLAYED <br> CHARACTERS | Nhd |
| R2 | HORIZONTAL SYNC <br> POSITION | Nhsp |
| R3 | SYNC WIDTH | Nvsw, Nhsw |
| R4 | VERTICAL TOTAL ROWS | Nvt |
| R5 | VERTICAL TOTAL ADJUST | Nadj |
| R6 | VERTICAL DISPLAYED <br> ROWS | Nvd |
| R7 | VERTICAL SYNC POSITION | Nvsp |
| R9 | MAX. RASTER ADDRESS | Nr |
| R12 | SCREEN 1 START <br> ADDRESS (H) | 0 |
| R13 | SCREEN 1 START <br> ADDRESS (L) | 0 |
| R30 | CONTROL 1 | 0 |
| R31 | CONTROL 2/STATUS | 0 |
| R32 | CONTROL 3 | 0 |



Figure 1 CRT Screen Format
(1) $N_{\text {adi }}-1 \leqq N_{r}$


Valid memory addresses [ 0 thru ( $N_{\text {vd }}-1$ ) or $0\left(N_{\text {hd }}-1\right)$ ] are shown within the thick-line square. Memory addresses are provided even during horizontal and vertical retrace period. This is an example in the case where the programmed value of start address register is 0 .
(2) $\mathrm{N}_{\mathrm{adj}}-1>\mathrm{N}_{\mathrm{r}}$


Valid memory addresses [ 0 thru $\left(N_{v d}-1\right)$ or $0\left(N_{\text {bd }}-1\right)$ ] are shown within the thick-line square. Memory addresses are provided even during horizontal and vertical retrace period. This is an example in the case where the programmed value of start address register is 0 .

Figure 2 Memory Address and Raster Address

Figure 3 CRTC- II Timing Chart (Non-Interlace mode)

Figure 4 Vertical Display/Retrace Timing (A detail drawing of Fig. 3 A)

Figure 5 Frame Cycle Adjustment Timing (A detail drawing of Fig. 3 B)

## SCREEN SPLIT

A display screen can be divided into up to four parts in the horizontal direction. Divided four parts are defined as split-screen 1, splitscreen 2, split-screen 3 , and split-screen 4.

The starting positions of each split-screen are determined in the number of character row. Split-screen 1 is the base screen, and always starts at row 0 , while the other three splitscreens start at any row except row 0 . Paging or scrolling (by character) is performed in each split-screen independently.

Screen split is controlled by the SPO and the Sp 1 bits of the control 1 register ( R 30 ) and the screen start position registers (R18, R21, R24). If the same value is programmed in more than one screen start position register or a start position which is out of display row is programmed in those registers, the corresponding split-screens will not be displayed.

The following is examples of screen split:
When the same value are programmed into more than one screen start position registers, split-screens corresponding to these registers are not displayed.

Table 2 Screen Split

| Control 1 Register |  | Number of effective screen |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SP1 | SPO | 1 | 2 | 3 | 4 |
| 0 | 0 | $\bigcirc$ | - | - | - |
| 0 | 1 | 0 | 0 | - | - |
| 1 | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - |
| 1 | 1 | $\bigcirc$ | 0 | $\bigcirc$ | $\bigcirc$ |


| Row <br> Number | Display Screen |
| :---: | :---: |
| 0 | Split-Screen 1 |
| 1 | Split-Screen 2 |
| 2 |  |
| 3 |  |
| 4 | Split-Screen 3 |
| 6 |  |
| 7 | Split-Screen 4 |

Figure 6-A Screen Split (Example 1)

| Row <br> Number | Display Screen |
| :---: | :---: |
| 0 | Split-Screen 1 |
| 1 |  |
| 2 |  |
| 3 |  |
| 4 | Split-Screen 4 |
| 5 |  |
| 6 | Split-Screen 2 |
| 7 |  |
| 8 |  |
| The programmed value of Screen 2 Start Position Register $=6$ |  |
| The programmed value of Screen 3 Start Position Register $\geq 8$ |  |
| The programmed value of Screen 4 Start Position Register $=4$ |  |

Figure 6-C Screen Split (Example 3)

## CURSOR CONTROL

The CRTC-II can display two separate cursors (cursor 1, cursor 2) simultaneously on the screen. These two cursors are controlled independently. The cursor 1 is always valid, while the cursor 2 becomes valid by setting the $\mathrm{C}_{2}$ bit of the control 3 register (R32).
In the MPRAM mode, the cursor 2 cannot be displayed. The CRTC-II controls cursors as follows:

1) Starting Position

Starting position is controlled by the cursor 1 address registers (R14, R15), and the cursor 2 address registers (R36, R37).
2) Cursor Heights The heights of the cursor 1 and the cursor 2 can be specified independently in units of rasters by the cursor start registers (R10, R34), and the cursor end registers (R11, R35).
3) Cursor Widths

The widths of the cursor 1 and the cursor 2 can be specified independently in units of characters by the cursor width registers (R38, R39). The R38 register is enabled when 1 is set into the CW1 bit of the control 3 register (R32). The R39 register's enable bit is the CW2.
If the cursor width extends over the following row, the cursor in the following row will not be displayed.
4) Cursor Blink

Cursor display, non-display, and blink rate can be controlled by the bits $B_{1}$ and $P_{1}$ of the cursor 1 start register (R10), and bits the $B_{2}$ and $P_{2}$ of the cursor 2 start register (R34).
5) Cursor Display Mode When the cursor 1 and the cursor 2 are overlapped on the screen, cursor display mode in the overlapped area can be selected by the CM bit of the control 3 register (R32), as shown in Figure 8.


Figure 8 Cursor Display Mode

## HITACHI



Figure 9 Raster Scanning Example

In the Interlace sync mode, the rasters in the odd field are placed downward by $1 / 2$ raster line space from those in the even field because of the difference in HSYNC/VSYNC phases between two alternating fields.

In the Interlace sync and video mode, the placement of the rasters is the same as in the Interlace sync mode. However, the alternating even and odd resters are displayed in the alternating even and odd fields. Note that the raster address is supplied in the different way according to the total number of rasters in a row, even or odd, as shown in Table 4. Figure 9 illustrates the raster scanning example in each mode.

## SMOOTH SCROLLING

Smooth scrolling in the vertical direction can be accomplished by changing the start raster address in a character row. Whether scrolling in each split-screen is available or not can be selected. Selected split-screens scroll in the same way up to four split-screens simultaneously.

Smooth scrolling is performed by the bits $\mathrm{SS}_{1}$ $\mathrm{SS}_{4}$ of the control 2 register (R31), and the smooth scrolling register (R29). It can be used in the Non-Interlace mode and the Interlace sync mode, but not in the Interlace sync and video mode.

## Tabel 4 Start Raster Address for Each Row (In Interlace sync and video mode)

| No. of Rasters <br> per Row | Field |  |
| :--- | :--- | :--- |
| Even | Even Field | Odd Field |
| Odd Even Char. Row* <br> Odd Char. Row* | Even address | Odd address |
| Odd address | Odd address |  |

* The start row address is assumed to be 0 (even).


Figure 10 Smooth Scrolling

## MEMORY WIDTH SETTING

The offset value is the difference between the display screen width and the display memory width in the horizontal direction. It can be specified in units of characters. (See Figure. 11)

Scrolling in any direction can be accomplished in units of characters, by setting the display memory width (horizontal direction) and the offset value, and by changing the start memory addresses. This is performed by the memory width offset register (R33) and the MW bit of the control 3 register (R32).


Figure 11 Memory Width

| HITACHI | HITACHI | HITACHI |
| :--- | :--- | :--- |
| CRTC-II | CRTC-II | CRTC-II | Display Screen



Figure 12 Scrolling by Memory Width Setting


Figure 13 Memory Address and Raster Address in Memory Width Setting

## RASTER INTERPOLATION

Raster interpolation function increments the raster address every two rasters, doubling the vertical scan cycle; thus the display image is doubled in the vertical direction.

Raster interpolation function is controlled by the RI bit of the control 2 register (R31). This function can be used in the non-interlace mode and the interlace sync mode, but not in the interlace sync and video mode. Figure 14 is a display example using raster interpolation function.


Figure 14 Raster Interpolation


Figure 15 Raster Address Output and Raster Interpolation

## EXTERNAL SYNCHRONIZATION

There are master/slave mode and TV sync mode in external synchronization.

The external synchronization is controlled by the bits VE, VS, and TV of the control 1 register (R30).

Niaster/slave mode is used to synchronize slave CRTC-IIs with a master CRTC-II by the VSYNC of a master CRTC-II. When superimposing a master screen with slave screen on the same CRT, clocks of a master and slave CRTC-IIs can operate in different frequency under conditions as follows.
(1) Phase of a master CRTC-II clock matches with a slave CRTC-II clock at rising edge of VSYNC.
(2) Both master and slave CRTC-IIs have the same horizontal/vertical scan cycle.

Figure 16 illustrates the system configuration. In the Interlace sync mode and the Interlace
sync and video mode, the control 1 register must be set as to provide a VSYNC nutput in odd fields of a master CRTC-II.

TV sync mode is used to synchronize the CRTC-II with the HSYNC and VSYNC signals of a TV's video signal.

In the TV sync mode, the HSYNC/EXHSYNC pin inputs the EXHSYNC signal and the VSYNC/EXVSYNC pin inputs the EXVSYNC signal. The length of horizontal back porch is specified by the bits $0-3$ of the sync width register (R3).

Figure 17 illustrates the system configuration.
In TV sync mode, when performing raster interpolation of slave CRTC-IIs, Interlace sync mode or Interlace sync and video mode must not be set in a master CRTC-II; this causes the screen moves up and down by one raster.
In the Interlace sync and video mode, the TV sync mode cannot be used.


Figure 16 Master-Slave Mode


Figure 17 TV Sync Mode
Table 5 External Synchronization

| VE | Vs | TV | Function |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Mode | EXHSYNC /HSYNC | EXVSYNC /VSYNC | DISPTMG | States |
| 0 | 0 | 0 | Master /slave mode | OUTPUT | OUTPUT | Active | Set as master CRTC-II in master-slave mode. "OOO" is to be set when CRTC-II is in nomal states (HD6845 compatible mode) or master mode. |
| 0 | 1 | 0 |  |  |  | "Low" | Set as master CRTC-II in master slave mode. Display is inhibited by setting DISPTMG " 0 ". VSYNC signal is supplied only in odd field scan except the non-interlace mode. |
| 1 | 0 | 0 |  | OUTPUT | INPUT | Active | Set as slave CRTC-II in master slave mode EXHSYNC is not used for the synchronization. |
| 1 | 1 | 0 |  |  |  | "Low" | Set as slave CRTC-II in master slave mode. EXVSYNC is used for the synchronization. |
| 0 | 0 | 1 | TV sync mode | INPUT | OUTPUT | Active | Program inhibited |
| 0 | 1 | 1 |  |  |  | "Low" | Program inhibited |
| 1 | 0 | 1 |  | INPUT | INPUT | Active | Set as slave CRTC-II in TV sync mode. EXHSYNC, EXVSYNC inputs are used as sync signal. |
| 1 | 1 | 1 |  |  |  | "Low" | Set as slave CRTC-II in TV sync mode. Display is inhibited by setting DISPTMG " 0 ". EXHSYNC, EXVSYNC inputs are used as sync signal. |

Note: Slave CRTC-IIs are always Non-interlace mode in TV sync mode.

## (t) HITACHI

Hitachi America, Ltd. - Hitachi Plaza - 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300


Figure 18 Synchronization Sequence


* Sequential CLK input is acceptable, when HSYNC is "High" Level.

Figure 19 Hosizontal Sequence on TV Sync Mode

$\begin{array}{ll}N_{v o w}: & \text { Setting value of sync width register (R3) } \\ N_{v}: & \text { Setting value of vertical total rows register (R4) } \\ N_{\text {sdi }}: & \text { Setting value of vertical total adjust (R5) } \\ N_{\mathrm{vsp}}: & \text { Setting value of vertical sync position register (R7) } \\ N_{r}: & \text { Setting value of maximum raster address (R9) } \\ N_{\text {ved }}: & \text { Setting value of vertical sync position adjust (R27) }\end{array}$

## INT'ERRUPT REQUEST

An interrupt request signal to the MPU is output in the timing shown in Figure 21. Interrupt request is generated by the vertical retrace period, or the light pen input.

Reading the status register (R31) clears interrupt request signal. Thus, if the MPU does not read the status register (R31) when
an interrupt request is generated, an interrupt request signal is output during all the horizontal and vertical retrace periods.

In the MPRAM mode, an interrupt request signal is not output.

An interrupt request is controlled by the bits IB and IL of the control 1 register (R30).

Table 6 Interrupt Control

| IB | IL | Source of interrupt Request |
| :--- | :--- | :--- |
| 0 | 0 | None |
| 0 | 1 | Light pen strobe |
| 1 | 0 | Vertical retrace |
| $\mathbf{1}$ | $\mathbf{1}$ | Light pen strobe and/or vertical retrace |



Figure 21 Interrupt Timing

## (家) HITACHI

## THREE-STATE CONTROL OF MA/RA

Memory address (MA) and raster address (RA) outputs can be three-stated, using the TSC input pin. Three-state control is enabled by setting the TC bit of the control 3 register (R32).

When three-state control is used, a multiplexer (MPX) to select address lines from the MPU and the CRTC-II for refresh memory is not required, as shown in Figure 22.

## MPRAM MODE

When the MPRAM mode is selected ( $\mathrm{DR}=1$ ), the HD6445 generates a programmable timing signal from the access inhibit pin. This signal, shown in Figure 23 as access inhibit period, provides the timing for the MPU to access to multi-port memory.

In the MPRAM mode, an interrupt request signal is not output, and the cursor 2 is not displayed.

This timing signal is controlled by the DR bit of the control 3 register (R32), and the cursor 2 width register (R39).


Figure 22 Three-State Control


Figure 23 MPRAM Mode Output Timing

Hitachi America, Ltd. - Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

## SKEW

| $\mathbf{D}_{\mathbf{1}}$ | $\mathbf{D}_{\mathbf{0}}$ | DISPTMG |
| :--- | :--- | :--- |
| $\mathbf{0}$ | $\mathbf{0}$ | No skew |
| 0 | 1 | One character skew |
| $\mathbf{1}$ | 0 | Two character skew |
| $\mathbf{1}$ | $\mathbf{1}$ | Not available ("Low" fixing) |

$c_{1} \quad c_{0}$ CUDISP

| 0 | 0 | No skew |
| :--- | :--- | :--- |
| 0 | 1 | One character skew |
| 1 | 0 | Two character skew |
| 1 | 1 | Not available ("Low" fixing) |

## LIGHT PEN

The R16 and R17 registers latches the light pen detection address. R28 register latches the light pen detection raster address and the detection period. The DP bit is set to 1 when the LPSTB is detected during the display period; cleared 0 during the retrace period.

## VERTICAL SYNC POSITION ADJUST

The R27 register performs a fine adjustment to the vertical sync signal output in units of rasters. The VSYNC signal is supplied after the delay of Nvad rasters. R27 register is enabled when 1 is set into the SY bit of the control 1 register (R30).

## STATUS

| $\mathbf{E}$ | Status |
| :--- | :--- |
| 0 | During odd field display |
| 1 | During even field display |


| $\mathbf{S B}$ | Status |
| :--- | :--- |
| 0 | Not during vertical retrace |
| 1 | During vertical retrace |


| SL | Status |
| :--- | :--- |
| 0 | Light pen strobe not detected |
| 9 | Light pen strobe detected |


| Al | Status |
| :--- | :--- |
| 0 | Refresh memory access allowed |
| 1 | Refresh memory access inhibited |

## INTERNAL REGISTER ASSIGNMENT




Note 1) *: Vertical: raster/Horizontal: character.
2) $V / \bar{\lambda}$ : " 0 " is to be set, since these bits may be used in the future.

## (0) HITACHI

Hitachi America, Ltd. - Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

## RESET

The $\overline{\mathrm{RES}}$ functions as a reset input signal only while the LPSTB is "L". "Reset" is definable in two stages.
(1) "During a reset state" indicates the period that the $\overline{R E S}$ remains "L".


Figure 24 Reset Definition
(2) "After a reset state" indicates the state after the RES transition from " L " to " H ".

The pin status during a reset state is in Table 7.


Figure 25 Reset at Power-on

Table 7 Pin Status during a Reset State

| Pin No. |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| DP-40 | CP-44 | Symbol |  | Input/ <br> Output | Pin Status |

Note : * marked pins are of the HD6445

*     * marked pins are of the CP-44


## (0) HITACHI

64 Hitachi America, Ltd. - Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300
This Material Copyrighted By Its Respective Manufacturer

## ABSOLUTE MAXIMUM RATINGS

| Item |  | Symbol | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply Voltage |  | $\mathrm{V}_{\mathrm{cc}}{ }^{*}$ | -0.3 to +7.0 | V |
| Input Voltage |  | $V_{\text {in }}{ }^{*}$ | -0.3 to $V_{c c}+0.3$ | $\checkmark$ |
| Operating Temperature |  | $\mathrm{T}_{\text {opr }}$ | -20 to +75 | $\cdot \mathrm{C}$ |
| Storage Temperature |  | $\mathrm{T}_{\text {stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Allowable Output Current | Data Bus | \|lo|** | 5 | mA |
|  | Others |  | 3 | mA |
| Total Allowable Output Current |  | $\left\|\Sigma 1_{0}\right\|^{* * *}$ | 60 | mA |

[^1]
## RECOMMENDED OPERATING CONDITIONS

| Item |  | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage | DP-40 | $V_{C C}{ }^{*}$ | 4.75 | 5.0 | 5.25 | V |
|  | CP-44 |  | 4.5 |  | 5.5 |  |
| Input Low Level Voltage |  | $\mathrm{V}_{\mathrm{IL}}{ }^{*}$ | $-0.3$ | - | 0.8 | $V$ |
| Input High Level Voltage |  | $V_{1 H}{ }^{*}$ | 2.0 | - | $V_{C C}$ | V |
| Operating Temperature |  | Topr | -20 | 25 | 75 | ${ }^{\circ} \mathrm{C}$ |

* This value is in reference to $V_{s s}=0 V$.


## ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS
( $V_{C C}=5.0 \mathrm{~V} \pm 5 \%$ (DILP), $5.0 \pm 10 \%$ (PLCC), $V_{s s}=0 V, T_{s}=-20$ to $+75^{\circ} \mathrm{C}$ (Normal) -40 to $+85^{\circ} \mathrm{C}(\mathrm{J})$, unless otherwise noted)

| Item |  | Symbol | Min | Typ* | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Level Voltage |  | $\mathrm{V}_{\mathrm{H}}$ | 2.0 | - | $V_{\text {cc }}$ | V |  |
| Input Low Level Voltage |  | $\mathrm{V}_{\text {IL }}$ | -0.3 | - | 0.8 | V |  |
| Input Leak Current | Input except $\mathrm{D}_{0}-\mathrm{D}_{7}$ | $\mathrm{l}_{\text {in }}$ | -2.5 | - | 2.5 | $\mu \mathrm{A}$ | $V_{\text {in }}=0$ to 5.25 V |
| Three-State (Off State) Input Current | $D_{0}-D_{7}$ <br> Memory Address <br> Raster Address | ${ }_{1}$ TSI | $-10$ | - | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\mathrm{in}}=0.4 \text { to } 2.4 \mathrm{~V} \\ & V_{C C}=5.25 \mathrm{~V} \end{aligned}$ |
| Output High Level Voltage | $\mathrm{D}_{0}-\mathrm{D}_{7}$ | VOH | 2.4 | - | - | V | $\mathrm{IOH}=-205 \mu \mathrm{~A}$ |
|  | Others |  |  |  |  |  | $\mathrm{IOH}^{\prime}=-100 \mu \mathrm{~A}$ |
| Output Low Level | Voltage | Vol | - | - | 0.4 | $\checkmark$ | $1 \mathrm{OL}=1.6 \mathrm{~mA}$ |
| Input Capacity | $\begin{aligned} & \mathrm{D}_{0}-\mathrm{D}_{7} \\ & \text { EXVSYNC } \\ & \text { EXHSYNC } \end{aligned}$ | $\mathrm{C}_{\text {in }}$ | - | - | 12.5 | pF | $\begin{aligned} & V_{\text {in }}=0 \mathrm{~V} \\ & T_{a}=25^{\circ} \mathrm{C} \\ & \mathrm{f}=1.0 \mathrm{MHz} \end{aligned}$ |
|  | Others |  | - | - | 10 | pF |  |
| Output Capacity |  | Cout | - | - | 10 | pF | $\begin{aligned} & V_{i n}=0 \mathrm{~V} \\ & T_{a}=25 \mathrm{C} \\ & \mathrm{f}=1.0 \mathrm{MHz} \end{aligned}$ |
| Power Dissipation | $\frac{\text { No Load }}{\text { Test Load }}$ | $P_{\text {D }}$ | - | 50 | 100 | mW | $\begin{aligned} & f_{C L K}=4.5 \mathrm{MHz} \\ & f_{\mathrm{E}}=2.0 \mathrm{MHz} \\ & V_{C C}=\max \\ & V_{I H}=V_{C C}-1.0 \mathrm{~V} \\ & V_{I L}=0.8 \mathrm{~V} \end{aligned}$ |

${ }^{*} \mathrm{~T}_{\mathrm{a}}=2.5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$

## AC CHARACTERISTICS

( $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \pm 5 \%$ (DILP), $5 \mathrm{~V} \pm 10 \%$ (PLCC), $\mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{a}}=-20$ to $+75^{\circ} \mathrm{C}$ (Normal), -40 to $+85^{\circ} \mathrm{C}$ (J), unless otherwise noted.)

1. Timing of CRT control signal

| Item | Symbol | Min | Typ | Max | Unit | Reference Figure |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Cycle Time | tcycC | 220 | - | - | ns | Fig. 26 |
| Clock High Pulse Width | PW ${ }_{\text {ch }}$ | 100 | - | - | ns |  |
| Clock Low Pulse Width | PWCL | 100 | - | - | ns |  |
| Rise and Fall Time for Clock Input | tcr, tcf | - | - | 20 | ns |  |
| Memory Address Delay Time | $t_{\text {MAD }}$ | - | - | 80 | ns |  |
| Raster Address Delay Time | $\mathrm{t}_{\text {RAD }}$ | - | - | 80 | ns |  |
| DISPTMG Delay Time | toto | - | - | 120 | ns |  |
| CUDISP Delay Time | $\mathrm{t}_{\text {COD }}$ | - | - | 120 | ns |  |
| Horizontal Sync Delay Time | ${ }_{\text {HSO }}$ | - | - | 100 | ns |  |
| Vertical Sync Delay Time | tvsD | 15* | - | 120 | ns |  |
| Light Pen Strobe Pulse Width | PW ${ }_{\text {LPH }}$ | 60 | - | - | ns |  |
| Light Pen Strobe Uncertain Time of | tLPD1 | - | - | 70 | ns | Fig. 28 |
| Acceptance | $\mathrm{t}_{\text {LPD2 }}$ | - | - | 0 | ns | Fig. 29 |
| Memory Address Three-State Off Time | $\mathrm{t}_{\text {MAZ }}$ | - | - | 50 | ns | Fig. 27 |
| Raster Address Three-State Off Time | traz | - | - | 50 | ns |  |

Note*: Application after mark 7C1
2. External sync timing

| Item | Symbol | Min | Typ | Max | Unit | Reference Figure |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| External Vertical Sync Pulse Width* | tpwvs | $2 \cdot \mathrm{t}_{\mathrm{cyc}} \mathrm{C}$ | - | - | ns | Fig. 32 |
| External Vertical Sync Rise and Fall Time | $\mathrm{tvr}_{\mathrm{vr}}$ | - | - | 20 | ns |  |
|  | tuf | - | - | 20 | ns |  |
| Master Slave Mode. EXVSYNC Uncertain Time of Acceptance | tevmi | 10 | - | - | ns | Fig. 30 |
|  | tevm2 | 60 | - | - | ns |  |
| External Horizontal Sync Pulse Width | tpwhs | 2- $\mathrm{tcyc}^{\text {che }}$ C | - | - | ns | Fig. 31 |
| External Horizontal Sync Rise and Fall Time | ${ }_{\underline{\text { thr }}}$ | - | - | 20 | ns | Fig. 32 |
|  | $\mathrm{t}_{\mathrm{Hf}}$ | - | - | 20 | ns |  |
| TV sync mode. EXHSYNC Uncertain Time of Acceptance | teht1 | 30 | - | - | ns |  |
|  | $\mathrm{t}_{\mathrm{EH} \text { T } 2}$ | 50 | - | - | ns |  |
| TV Sync mode. EXVSYNC set-up Time | tevs | 50 | - | - | ns |  |
| TV Sync mode. EXVSYNC Hold Time | tevh | 50 | - | - | ns |  |

Note * : Normal application add input over 1 H (One raster period)
The above specification is applied after mark 7C1.
The following specification is applied before it.
The above specification is upward-compatible with the following specification.
External sync timing

| Item | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Halt Time | telkst | 100 | - | - | ns |
| External Horizontal Sync Pulse Width | $t_{\text {PWHS }}$ | 1000 | - | - | ns |
| External Horizontal Sync Rise and Fall Time | ${ }_{\text {trir }}$ | - | - | 20 | ns |
|  | $\mathrm{t}_{\mathrm{Hf}}$ | - | - | 20 | ns |
| External Vertical Sync Pulse Width | tpwus | 1660 | - | - | ns |
| External Vertical Sync Rise and Fall Time | $\mathrm{t}_{\mathrm{v}}$ | - | - | 20 | ns |
|  | tvf | - | - | 20 | ns |



## (传) HITACHI

3. MP Bus Timing
(1) HD6345 MPU bus timing

| Item | Symbol | 6345 |  | 63A45 |  | 63845 |  | Unit | Reference Figure |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| Enable Cycle Time | tcyce $^{\text {che }}$ | 1000 | - | 666 | - | 500 | - | ns | Fig. 33 |
| Enable High Pulse Width | PW ${ }_{\text {EH }}$ | 450 | - | 280 | - | 220 | - | ns | Fig. 34 |
| Enable Low Pulse Width | PW EL | 400 | - | 280 | - | 210 | - | ns |  |
| Enable Rise and Fall Time | $t_{E r}, t_{\text {Ef }}$ | - | 20 | - | 20 | - | 20 | ns |  |
| Address Setup Time | $t_{\text {AS }}$ | 80 | - | 80 | - | 40 | - | ns |  |
| Data Setup Time | tosw | 195 | - | 80 | - | 60 | - | ns |  |
| Data Delay Time | todr | - | 200 | - | 140 | - | 120 | ns |  |
| Data Hold Time | $\mathrm{t}_{\mathrm{H}}$ | 10 | - | 10 | - | 10 | - | ns |  |
| Address Hold Time | $t_{\text {AH }}$ | 10 | - | 10 | - | 10 | - | ns |  |
| Data Access Time | $t_{\text {acc }}$ | - | 280 | - | 220 | - | 160 | ns |  |
| Input Signal Rise and Fall Time ( $\overline{\mathrm{RES}}, \mathrm{LPSTB}, \mathrm{RS}, \overline{\mathrm{CS}}, \mathrm{R} / \overline{\mathrm{W}})$ | tr, tf | - | 100 | - | 100 | - | 100 | ns |  |

(2) HD6445 MPU bus timing

| Item | Symbol | Min | Typ | Max | Unit | Reference Figure |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read Address Setup Time | $t_{\text {AR }}$ | 0 | - | - | ns | Fig. 35 |
| Read Low Level Time | trR | 160 | - | - | ns | Fig. 36 |
| Read Address Hold Time | $t_{\text {RA }}$ | 0 | - | - | ns |  |
| Write Address Setup Time | $t_{\text {aw }}$ | 0 | - | - | ns |  |
| Write Low Level Time | tww | 190 | - | - | ns |  |
| Write Address Hold Time | twa | 0 | - | - | ns |  |
| Data Delay Time | tro | - | - | 120 | ns |  |
| Data Hold Time (Read) | $t_{\text {b }}$ | 10 | - | - | ns |  |
| Data Setup Time | tow | 60 | - | - | ns |  |
| Data Hold Time (Write) | two | 0 | - | - | ns |  |
| Access Inhibit Time | tols | 210 | - | - | ns |  |
| Input Signal Rise Time, Fall Time ( $\overline{\mathrm{RES}}, \mathrm{LPSTB}, \mathrm{RS}, \overline{\mathrm{CS}}, \overline{\mathrm{RD}}, \overline{\mathrm{WR}}$ ) | $\begin{aligned} & \mathrm{t}_{\mathrm{r}} \\ & \mathrm{t}_{\mathrm{f}} \end{aligned}$ | - | - | 100 | ns |  |



Figure 26 CRTC-II Timing Chart
(6) HITACHI

70 Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. Brisbane, CA 94005-1819 • (415) 589-8300
This Material Copyrighted By Its Respective Manufacturer


Figure 27 Three-State Delay Timing (Three-state mode: TC=1)


Figure 28 CRTC-If CLK, MA $\mathbf{M A}_{0}-\mathrm{MA}_{13}$, and LPSTB Timing


Figure 29 CRTC-II CLK, RAo-RA4 and LPSTB Timing


Figure 30 External Sync Timing (Master/Slave Mode)



> Note : Internal DISPTMG Internal DISPTMG (A): The internal DISPTMG (A) show the display signal of the horizontal direction in circuit.   Internal DISPTMG (B): $\begin{aligned} & \text { The internal DISPTMG (B) show the display } \\ & \\ & \text { signal of the vertical direction in circuit. }\end{aligned}$

Internal DISPTMG (A)
Internal DISPTMG $(B)$

* : Master VSYNC sampling point

Figure 32-(b) External Sync Timing (TV Sync Mode: EXVSYNC)


Figure 33 Read Sequence (HD6345)


Figure 34 Write Sequence (HD6345)
HITACHI


Figure 35 Read Sequence (HD6445)


Figure 36 Write Sequence (HD6445)
TEST LOAD


Figure 37 Test Load

(a) DP-40 a writing example

(b) PLCC-44 a writing example
(Use the tantalum condencer $1 \mu \mathrm{~F} / 35 \mathrm{~V}$ )

Figure 38 Note on Power Line Example

## J SPECIFICATION

There is J specification in PLCC-44 of CRTC II (HD6345/HD6445). J specification operat-
ing temperature is wider than normal specification operating temperature.
(1) Absolute maximum ratings

| Item | Symbol | Rating | Unit |
| :--- | :--- | :--- | :--- |
| Operating <br> temperature | $\mathrm{T}_{\text {opr }}$ | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |

(2) Recommended operating conditions

| Item | Symbol | HD6345 CPJ |  |  | HD6445 CPJ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min | typ | max | min | typ | max |  |
| Input high level voltage | $\mathrm{V}_{1 H^{*}}$ | $\begin{aligned} & \hline \text { CLK } \\ & 2.2 \end{aligned}$ | - | $V_{\text {cc }}$ | $\frac{\text { CLK }}{\text { WR }} \overline{\text { RD }}$ 2.2 | - | Vcc | V |
|  |  | $\begin{aligned} & \text { Other } \\ & 2.0 \end{aligned}$ | - | $V_{\text {cc }}$ | $\begin{aligned} & \text { Other } \\ & 2.0 \end{aligned}$ | - | $V_{\text {cc }}$ | V |
| Operating temperature | $\mathrm{T}_{\text {opr }}$ | -40 | 25 | 85 | -40 | 25 | 85 | ${ }^{\circ} \mathrm{C}$ |

* This value is in reference to $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$.
(3) Electrical characteristics

| Item | Symbol | HD6345 CPJ |  |  | HD6445 CPJ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min | typ | $\max$ | min | typ | max |  |
| Input high level voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & \hline \text { CLK } \\ & 2.2 \end{aligned}$ | - | $V_{\text {cc }}$ | $\begin{aligned} & \hline \text { CLK } \\ & \hline W R \\ & 2.2 \\ & \hline \end{aligned}$ | - | Vcc | V |
|  |  | $\begin{aligned} & \hline \text { Other } \\ & 2.0 \\ & \hline \end{aligned}$ | - | $V_{C C}$ | $\begin{aligned} & \text { Other } \\ & 2.0 \\ & \hline \end{aligned}$ | - | Vcc | V |

(4) Other item is the same normal specification iterns (Absolute Maximum Ratings,

Recommended Operating Conditions, Electrical Characteristics).

## CHARACTERISTICS DIFFERENCES BETWEEN HD6345 AND HD6845S

| NO. Item |  | HD6345 |  |  |  | HD6845S |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Symbo | 1 Min | Typ | Max | Min | TYp | Max |  |
| 1 | Power Dissipation | $\mathrm{PD}_{\text {d }}$ | - | 50 | - | - | 600 | 1000 | mW |
| 2 | Clock Cycle Time | teyce | 220 | - | - | 270 | - | - | ns |
| 3 | Clock High Pulse Width | $\mathrm{PW}_{\mathrm{CH}}$ | 100 | - | - | 130 | - | - | ns |
| 4 | Clock Low Pulse Width | PWCL | 100 | - | - | 130 | - | - | ns |
| 5 | Memory Address Delay Time | $t_{\text {mad }}$ | - | - | 80 | - | - | 160 | ns |
| 6 | Raster Address Delay Time | $t_{\text {Rad }}$ | - | - | 80 | - | - | 160 | ns |
| 7 | Display Timing Delay Time | TDTD | - | - | 120 | - | - | 250 | ns |
| 8 | Horizontal Sync Delay Time | this | - | - | 100 | - | - | 200 | ns |
| 9 | Vertical Sync Delay Time | tvsD | - | - | 120 | - | - | 250 | ns |
| 10 | Cursor Display Delay Time | tcoo | - | - | 120 | - | - | 250 | ns |
| 11 | Enable Cycle Time | teyce | 500 | - | - | 1000 | - | - | ns |
| 12 | Enable High Pulse Width | PW ${ }_{\text {EH }}$ | 220 | - | - | 450 | - | - | ns |
| 13 | Enable Low Pulse Width | PW EL | 210 | - | - | 400 | - | - | ns |
| 14 | Enable Rise and Fall Time | $t_{\text {Er }}, \mathrm{t}_{\mathrm{Ef}}$ | - | - | 20 | - | - | - | ns |
| 15 | Address Set Up Time | $t_{\text {AS }}$ | 40 | - | - | 140 | - | - | ns |
| 16 | Data Set Up Time | tosw | 60 | - | - | 195 | - | - | ns |
| 17 | Data Delay Time | todr | - | - | 120 | - | - | 320 | ns |
| 18 | Data Access Time | $t_{\text {ACC }}$ | - | - | 160 | - | - | 460 | ns |
| 19 | Input Signal Rise and Fall Time | $\mathbf{t r}_{\text {r }}, t_{\text {f }}$ | - | - | 100 | - | - | - | ns |

## CHARACTERISTICS DIFFERENCES BETWEEN HD6445 AND HD6845S

| NO. Item |  | HD6445 |  |  |  | HD6845S |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Symbo | Min | Typ | Max | Min | Typ | Max |  |
| 1 | Power Dissipation | PD | - | 50 | - | - | 500 | 1000 | mW |
| 2 | Clock Cycle Time | teyce | 220 | - | - | 270 | - | - | ns |
| 3 | Clock High Pulse Width | PW ${ }_{\text {CH }}$ | 100 | - | -- | 130 | - | - | ns |
| 4 | Clock Low Pulse Width | $\mathrm{PW}_{\mathrm{CL}}$ | 100 | - | - | 130 | - | - | ns |
| 5 | Memory Address Delay Time | $\mathrm{t}_{\text {MAD }}$ | - | - | 80 | - | - | 160 | ns |
| 6 | Raster Address Delay Time | $t_{\text {PaD }}$ | - | - | 80 | - | - | 160 | ns |
| 7 | Display Timing Delay Time | toto | - | - | 120 | - | - | 250 | ns |
| 8 | Horizontal Sync Delay Time | ${ }_{\text {thsp }}$ | - | - | 100 | - | - | 200 | ns |
| 9 | Vertical Sync Delay Time | tvso | - | - | 120 | - | - | 250 | ns |
| 10 | Cursor Display Delay Time | tcDo | - | - | 120 | - | - | 250 | ns |

Refer to user's manual (No. ADE-602-006A), application note (No. ADE-502-004) for detail of this product.

## (6) HITACHI

This datasheet has been downloaded from: www.DatasheetCatalog.com

Datasheets for electronic components.


[^0]:    *Notes: *Marked pins are of the HD6445.

[^1]:    * This value is in reference to $V_{s s}=O \mathrm{~V}$.
    *     * The allowable output current is the maximum current that may be drawn from, of flow out to, one output pin or one input/output common pin.
    *** The total allowable output current is the toral sum of currents that may be drawn from, or flow out to, output pins or input/output common pin.
    Note: Using an LSI beyond its maximum ratings may result in its permanent destruction. LSI's should usually be under recommended operating conditions. Exceeding any of these conditions may adversely affect its reliability.

